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1Analysis and Design of an E-Band
Transformer-Coupled Low-Noise Quadrature VCO
in 28 nm CMOS
Marco Vigilante, Student Member, IEEE, and Patrick Reynaert, Senior Member, IEEE
Abstract—This paper presents an E-Band quadrature voltage-
controlled oscillator (QVCO) implemented in 28 nm CMOS. Two
fundamental oscillators are coupled by means of gate-to-drain
transformers to realize accurate quadrature phases and switched
coupled inductors are added for tuning extension. Closed-form
expressions of the oscillation frequency and the tuning extension
design parameters are derived. The time-variant nature of
the circuit-noise to phase-noise of the presented topology is
investigated, resulting in simple design guidelines for optimal
design. Based on the proposed techniques, the realized prototype
is tunable over two bands of almost 5 GHz each separated in
frequency, while occupying only 0.031 mm2. The peak measured
phase noise at 10 MHz offset is -117.7 dBc/Hz from a 72.7 GHz
carrier and -110 dBc/Hz from a 88.2 GHz carrier and varies less
than 3.5 dB within each band.
Index Terms—Quadrature voltage-controlled oscillator (VCO),
millimeter-wave (mm-Wave), phase noise, impulse sensitivity
function (ISF), transformer, wide tuning range, E-Band, CMOS.
I. INTRODUCTION
The ever increasing demand for higher data-rate and new
applications poses unprecedented challenges for wireless sys-
tems. CMOS is the technology of choice for mass production
digital and is therefore playing a key role in this revolution.
Recently, the Federal Communication Commission (FCC) in
USA and the European Conference of Postal and Telecom-
munications Administrations (CEPT) in Europe allocated two
bands of 5 GHz each from 71 GHz to 76 GHz and from 81
GHz to 86 GHz (referred as E-Band) to enable high-speed
point-to-point wireless link for fiber replacement/extension
over short to medium distances [1]. CMOS direct-conversion
transceivers stand out for excellent linearity, power and area
efficiency also at mm-Wave [2]–[4]. However, this architec-
ture poses serious requirements on the local oscillator (LO),
demanding a phase noise (PN) of at least -110 dBc/Hz at
10 MHz offset [2] while providing quadrature (I/Q) outputs
directly at the carrier frequency to enable a 16-QAM modu-
lation. Automotive car radar in the frequency band that spans
from 77 GHz to 81 GHz, is another application that rises a
lot of interest and would benefit from integrated low noise
quadrature LO solutions [5].
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The quadrature LO is therefore one of the main bottlenecks
that limit the full integration of such radios. To tackle this
problem, several solutions have been proposed in literature,
but not all of them are suitable for mm-Wave applications,
especially when a large tuning range (TR) is required. In [6]
a voltage-controlled oscillator (VCO) running at the carrier
frequency (fc) followed by a buffer and a poly-phase filter
(PPF) is proposed. The down side of this solution stands
in the high insertion loss of the PPF, demanding a power-
hungry buffer to drive it. In [7] an injection-locked frequency
tripler (ILFM3) is proposed, requiring a VCO that runs at
fc/3 plus a frequency multiplier by 2, a frequency divider
by 2, two mixers and two injection-locked VCOs. For such
topology a large number of on-chip inductors are needed,
resulting in large silicon area and exacerbating the unwanted
magnetic coupling from and to other circuits. Moreover, while
solutions based on frequency multipliers shows wide tuning
range, the work presented by Jani et al. in [8] points out
that the improvement in terms of phase noise and power
consumption is not obvious when the multiplication factor is
limited to 2, 3 or 5. Another popular approach is based on
coupling two identical oscillators running at fc to realize a
fundamental quadrature VCO. To overcome the well known
trade-off between phase noise and phase error of the classical
parallel-coupled QVCO [9] a number of alternative techniques
have been recently investigated [10]–[14]. Due to the large
impact of parasitics at high frequency, a coupling mechanism
that does not require extra components is desirable and is
therefore adopted in this work.
In [15] we have shown that two fundamental VCOs can be
coupled by means of gate-to-drain transformers and switched
coupled inductors can be added for tuning extension. The
prototype implemented in 28 nm CMOS is tunable over
two bands of almost 5 GHz each separated in frequency,
while showing state-of-the-art phase noise performance and
consuming silicon area of only 0.031 mm2. In this work a
solid theoretical background based on the time-variant nature
of circuit-noise to phase-noise conversion [16] is presented.
Closed-form expressions of the oscillation frequency and
tuning extension design parameters are thoughtfully derived
and the effect of tank mismatch over the phase error is
investigated, yielding simple design guidelines to minimize
phase noise and phase error at the same time. In Section II the
proposed transformer-coupled quadrature VCO is presented.
The design considerations at mm-Wave and the details of
the circuit implementation in deep-scaled 28 nm CMOS are
2Fig. 1. Schematic of the proposed dual band quadrature VCO based on
gate-to-drain transformers with switched coupled inductors.
discussed in Section III. Section IV presents the measured
results, demonstrating that the prototype is tunable within two
bands separated in frequency and achieves a peak phase noise
at 10 MHz offset of -117.7 dBc/Hz from a 72.7 GHz carrier
and -110 dBc/Hz from a 88.2 GHz carrier and varies less than
3.5 dB within each band. Conclusions follow in Section V.
II. PROPOSED TRANSFORMER-COUPLED QUADRATURE
VCO
A. Operating Principle
Fig.1 shows the schematic of the proposed quadrature
oscillator, where two VCOs based on the topology proposed in
[17] are coupled by means of two gate-to-drain transformers.
To prevent the circuit to oscillate in common mode, a resistor
Rcm can be added on the low current path through the center
tap of LG as depicted in Fig.1. The LC tank at the source
node is designed with a self-resonant frequency lower than the
operating frequency of the VCO, it is therefore modeled as an
ideal degeneration capacitor C2 in parallel with a RF choke
inductor LC . To gain insight into the principle of operation and
simplify the following analysis, it is functional to replace the
resonator with its single-ended two-port admittance parameters
model as in Fig.2, where CD=2CV , L0=LG/2=LD/2 and Rp
accounts for the losses. By inspection, the following equations
are derived:
Y11 = Y22 =
1
Rp
+ sCD +
1
sL0(1− k2GD)
(1)
Y12 = Y21 =
kGD
sL0(1− k2GD)
(2)
In steady state due to the large signal operation, the non
linearity of the active device and the pass-band behavior of
the tank, it is possible to replace the transconductor with its
Fig. 2. Lumped element model of the proposed resonator and equivalent
circuit based on the two-port admittance parameters matrix.
Fig. 3. Single-ended half circuit negative resistance AC model of the
proposed QVCO.
describing function approximation [18]. By means of a Norton
transformation and assuming differential operation (i.e. VD1 =
−VD2 = VD, VD3 = −VD4 = VDejφ, VG1 = −VG2 = VG
and VG3 = −VG4 = VGejφ) it is possible to redraw the circuit
in Fig.1 as in Fig.3 (see Appendix for further details). From
Kirchhoff’s phasor nodal equations, the following expressions
are derived:
VD = VG ·
− Y21ejφ + sCm − 1/Rt
Y22 + sCm − 1/Rt (3)
VDe
jφ = VG ·
Y21 + ejφ(sCm − 1/Rt)
Y22 + sCm − 1/Rt (4)
This set of equations is verified if and only if φ=±pi/2.
Meaning that in presence of perfectly matched components
the two oscillators are forced to operate in quadrature. Fur-
thermore, a perfect quadrature operation is realized even if
Y11 6= Y22.
B. Oscillation Frequency
To derive a closed-form expression for the oscillation fre-
quency, it is effective to rearrange the circuit as a tank of
3Fig. 4. Rearrangement of the circuit in Fig.3 under quadrature operation.
impedance Zt in parallel with an energy restoring element
−Rt. By noting that the oscillator operates in quadrature,
the circuit in Fig.3 can be redrawn as shown in Fig.4. By
inspection, Zt is derived as in (5). Assuming a high quality
factor for the resonator (Rp → +∞) and imposing the
condition Den{Zt} = 0, the two resonant frequencies of the
4th order tank are derived as
ω21,2 =
2 + α1 ±
√
α22 + 4k
2
GD(α1 + α3) + 4
2L0Cm(1− k2GD)(α1 + α3)
(6)
where α1 = (CD + CG)/Cm, α2 = (CD − CG)/Cm, α3 =
CDCG/C
2
m and CG = CD + C12C2/(C1 + 2C2).
Noteworthy, this expression is similar to the one derived in
[12] being the two quadrature VCOs realized around similar
4th order tanks (here Cm plays a role similar to CC in [12]).
Moreover, in principle it is possible to use the second mode
of oscillation to extend further the tuning range, provided that
extra circuitry is added as already proposed for other oscillator
topologies [12], [19], [20]. However, given the high target
frequency of operation, in this work no effort is made to
take advantage of the second resonance peak, since adding
extra components would lead to higher parasitic loading of
the tank. Nevertheless, during the design phase it is important
to ensure that the oscillator meets the Barkhausen’s criteria
only in one mode. Condition easily achieved in a practical
design at mm-Wave frequencies when the magnetic coupling
kGD is designed large enough, so that ω2  ω1 and the
transconductors are not able to compensate for the tank losses
in the second mode.
C. Tuning Extension
In LC oscillators higher tuning range comes at the cost of
lower spectral purity for a given power consumption. This
trade-off is exacerbated at mm-Wave, where the impact of
Fig. 5. Simplified lumped element model of the gate-to-drain transformers
with switched coupled inductors.
Fig. 6. Transformer with switched coupled inductor three-port impedance
parameters model (top) and its two-port equivalent circuit (bottom).
parasitics is larger and the quality factor of the tank is limited
by the Q of capacitors and varactors rather than the one of
inductors. For these reasons, several recent research works
have been focused on alternative tuning extension techniques
[21]–[23].
From (6) it is clear that the oscillation frequency is highly
sensitive to the magnetic coupling coefficient kGD and the
inductance value L0. In this work, a third winding LSW
terminated on a switch MSW is coupled to the gate-to-
drain transformer to effectively change both kGD and L0,
as depicted in Fig.5. Intuitively, when the switch is turned
ON, the current induced in LSW through k2 and k3 finds a
low impedance path. Whereas, when MSW is in OFF state,
LSW is terminated on an infinite impedance and ideally no
Zt =
jωL0
[
(k2GD − 1)L0ω2 + 2− j
2(k2GD − 1)L0ω
Rp
]
−ω4L20(k2GD − 1)[(CG + Cm)CD + CGCm] + j
(k2GD − 1)(CD + CG + 2Cm)L20ω3
Rp
+ ω2
[
(k2GD − 1)L20
R2p
− (CD + CG + 2Cm)L0
]
+ j
2L0ω
Rp
+ 1
(5)
4current is flowing. To gain deeper insight into the operation of
the proposed transformer with switched coupled inductor and
derive design guidelines, it is useful to refer to its three-port
impedance parameter model shown in Fig.6. By inspection the
following expression are derived
Z11 = RG + sLG (7)
Z22 = RD + sLD (8)
Z33 = RSW + sLSW (9)
Z12 = Z21 = sk1
√
LGLD (10)
Z23 = Z32 = sk2
√
LDLSW (11)
Z13 = Z31 = sk3
√
LGLSW (12)
where the losses of each inductor (LG, LD and LSW ) in Fig.5
are modelled by a series resistor (of value RG, RD and RSW
respectively).
Since the third port is terminated on an impedance ZSW ,
it is possible to derive the equivalent two-port network as
depiced in Fig.6, provided that
Z˜11 = Z11 −
Z13Z31
ZSW + Z33
(13)
Z˜12 = Z12 −
Z13Z32
ZSW + Z33
(14)
where for sake of space only the expressions for the impedance
and the transimpedance of the first winding are reported.
It is now possible to derive approximated equations to
describe an equivalent two-port transformer. When MSW is in
ON state ZSW ≈ RON and assuming RSW +RON  ωLSW ,
the equivalent series resistance and self-inductance of the pri-
mary winding (RG,ON , LG,ON ) and the equivalent magnetic
coupling kGD,ON are
RG,ON ≈ RG + k23
LG
LSW
(RSW +RON ) (15)
LG,ON ≈ LG − LGk23 (16)
kGD,ON ≈
k1 − k2k3√
(1− k22)(1− k23)
(17)
When MSW is in OFF state ZSW ≈ 1/(sCOFF ) and
assuming R2SW  (ωLSW − 1/(ωCOFF ))2, the following
expressions are derived
RG,OFF ≈ RG +
k23
(ω2SW /ω2 − 1)2
LG
LSW
RSW (18)
Fig. 7. Simulated phase noise at 10 MHz offset from an 80 GHz carrier
versus kGD and C2.
LG,OFF ≈ LG + LG
k23
ω2SW /ω
2 − 1 (19)
kGD,OFF ≈
k1 +
k2k3
(ω2SW /ω2 − 1)√√√√[1 + k22
ω2SW /ω
2 − 1
][
1 +
k23
ω2SW /ω
2 − 1
]
(20)
where ω2SW = 1/(LSWCOFF ) is the self-resonance frequency
of the third winding when terminated on the OFF capacitance
of MSW .
From (15), (16), (17), (18), (19) and (20) several design
considerations can be made. Fist, the ON resistance of MSW
severely limits the transformer losses and should be designed
accordingly low enough. In addition, the current induced in
the third winding effectively reduces both LG,ON and kGD,ON
through k2 and k3.
Another critical observation deals with the design of ωSW
when MSW is in OFF state. To ensure a single solution
of equation (19), ωSW should be higher than the oscillation
frequency ωo of the VCO, imposing an upper bound for the
value of COFF [21], [23]. Moreover, in a practical design,
the condition ωSW  ωo is not verified. Meaning that
RG,OFF , LG,OFF and kGD,OFF increase with frequency and
the change is sharper when ωo approaches ωSW , demanding
for a careful co-design of MSW , LSW , k2 and k3.
D. Phase Noise
The first step towards a design for minimum phase noise
is to quantify the effect of two key design parameters (i.e.
the equivalent magnetic coupling kGD and the degeneration
capacitance C2) on the operation of the proposed quadrature
oscillator. Fig.7 shows the simulated phase noise at 10 MHz
offset from an 80 GHz carrier as a function of kGD and
C2. The experiments were performed adopting ideal lumped
element components for passive devices where CV = 10fF ,
L0 is adjusted to keep the oscillation frequency equal to
80 GHz for fair comparison and the losses are modelled
with a shunt resistor assuming a quality factor equal to 4.
The transconductors (W/L of 40 µm/28 nm) were post-layout
5Fig. 8. Noise to phase noise conversion mechanism of the proposed oscillator. (a) Voltage waveforms and M1 operation region. (b) Impulse sensitivity
function of M1 channel noise. (c) Impulse sensitivity function at different nodes. (d) Instantaneous transconductance (Gm) and channel conductance (Gds)
of M1.
parasitic extracted to account for Cm and C1 (about 10 fF
and 20 fF respectively). Rcm is set to 100 Ω to prevent
oscillation in common mode. Clearly, the phase noise shows a
weak dependency from kGD, meaning that the proposed tuning
extension technique can be effectively applied provided that
the quality factor of the resonator is kept constant when MSW
is in ON and OFF state. Moreover, the value of C2 can be
optimized for PN.
To get deeper insight into the circuit-noise to phase-noise
conversion mechanism of the proposed topology it is useful to
adopt the linear time-variant approach proposed by Hajimiri
and Lee in [16]. By noting that in steady state the oscillation
amplitude is limited by the compressing behavior of the
transconductors, the amplitude noise is neglected and the phase
noise at an angular frequency offset ∆ω from a ωo carrier can
be expressed as
L(∆ω) = 10log10
( ∑
iNL,i
2q2max(∆ω)2
)
(21)
where qmax is the maximum charge displacement across the
tank capacitor and NL,i is the effective noise power of the i-th
current noise source, defined as
NL,i =
1
To
To∫
0
Γ2i (t) i2n,i(t) dt (22)
where Γi(t) is the impulse sensitivity function (ISF), dimen-
sionless function of time periodic in To = 2pi/ωo and i2n,i is
the power spectral density of the current noise produced by
the i-th devices.
The ratio Γi(t)/qmax is accurately estimated at different
oscillator nodes by means of the periodic transfer function
analysis (PXF) as proposed in [24] and reported in Fig.8(c).
In these experiments kGD = 0.5 and the optimum value of
C2 in Fig.7 is selected. Most importantly, Fig.8(c) shows that
Γ2RS,rms ≈ 0.65 Γ2RG,rms ≈ 0.54 Γ2RD,rms, meaning that the
source node is the less sensitive to noise and the drain node is
the most critical one. To optimize the phase noise performance
is therefore important to design the transformer accordingly
(i.e. the quality factor of the secondary winding QD should
be maximized). Moreover, the output should be probed at the
source to minimize the loading effect of the following stage.
Fig.8(a) shows the voltage waveforms across M1 highlight-
ing its regime of operation. Due to the large voltage amplitude
6Fig. 9. Test circuit to evaluate the phase error in presence of mismatch.
the transistor operates in all three regions (i.e. saturation,
triode and OFF), meaning that the active device 1) contributes
to losses through the channel conductance Gds (referred in
literature as loaded or effective Q-factor [25], [26]) and 2)
injects more noise through Gds and the larger required Gm.
Although in theory this condition is not desirable, in mm-
Wave oscillators realizing a high common mode impedance
at 2fo over the whole tuning range is not trivial [27], and
the transconductors are allowed to ender (to some extend) the
triode region to maximize the voltage amplitude. The noise
contribution of the transistor can be expressed as [25]
i2n,MOS(t) = 4KBT (γGm(t) +Gds(t)) (23)
where KB is the Boltzmann’s constant, T absolute temperature
and γ the transistor channel noise factor.
Noteworthy, Fig.8(b),(d) show that when the transistor noise
contribution is at its maximum, the associated ΓMOS is close
to 0 yielding a negligible associated effective noise power
NL,MOS ≈ 0 during this laps of time.
E. Phase Error
In presence of mismatches in the circuit equations (3) and
(4) are not valid anymore and the two oscillators depart from
quadrature. This result in amplitude imbalance and phase error.
The focus of this Section is the phase error, since in a practical
system the LO signals are normally fed to hard limiting buffers
and an I/Q mixer that is almost insensitive to small amplitude
imbalance (provided that the signal amplitude is large) [9],
[11]. Deriving elegant closed-form expressions for the phase
error at different tank nodes under the presence of mismatches
for this QVCO topology is not trivial. Moreover, the simplified
linear model in Fig.3 when extended to describe mismatch due
to the tank, would not account for circuit nonlinearity that may
play a significant role (as is the case for QVCO that employs
passive nonlinear coupler [11]).
To address this problem, it is functional to refer to the
schematic depicted in Fig.9. To gain a deeper understanding,
a mismatch of 2ε = 2% is imposed among passives and the
Fig. 10. Simulated impact of 2ε=2% mismatch among passives on the phase
error at different nodes against kGD .
phase error is evaluated at different nodes. Fig.10 shows that
when the equivalent magnetic coupling is kGD > 0.3 the phase
error at the source node is always φerrS ≤ 1◦ and most impor-
tantly when kGD > 0.4 the condition φerrS ≤ φerrG ≤ φerrD
is achieved.
From the analysis above, we can draw two very important
and perhaps unexpected conclusions, 1) probing the signal
at the source leads to the same choice of optimal design
parameters for both minimum phase noise (as in Fig.7) and
minimum phase error (Fig.10), and 2) the loading effect of
the buffer is minimal at this node (as clear from Fig.8(c) and
already discussed in Section II-D).
III. DESIGN CONSIDERATIONS AT MM-WAVE AND
CIRCUIT IMPLEMENTATION
Thanks to the aggressive scaling of the gate length, nowa-
days mm-Wave circuits can enjoy active devices with a ft
as high as 300 GHz in technology nodes as 28 nm CMOS
[28]. However, when these transconductors with high intrinsic
performance are used in LC oscillators the effect of the
parasitics due to the layout interconnects severely limits the
improvement in terms of effective ft and yields large fixed
capacitance making the tuning range vs. phase noise trade-off
tighter [29]. Furthermore, in deep-scaled CMOS processes 1)
low level metals get thinner and closer to the substrate, reduc-
ing the quality factor of metal-oxide-metal (MOM) capacitors,
2) high level metals get closer to the substrate, lowering
the achievable Q of inductors and 3) the design rule check
(DRC) imposes ever increasing minimum metal density to
be fulfilled in tighter area windows, limiting even further the
maximum achievable Q-factor and self-resonance frequency of
on-chip inductors [22], [30]. A number of design techniques
are discussed in this Section to tackle the aforementioned
challenges for mm-Wave LC oscillators.
As a first step, we focus on the design and layout of the
active core. The parasitic gate-to-drain capacitance plays an
important role in the design of any LC oscillator, lowering the
oscillation frequency and limiting the tuning range [31], and
the presented topology is no exception. As a matter of fact, Cm
shown in Fig.1 appears single-ended, lowering the oscillation
frequency as clear from (6). This capacitance is kept minimum
by adopting the transistor layout presented in [29] and shown
7Fig. 11. 3-D layout view of the designed transistor M1 40 µm/28 nm.
Fig. 12. 3-D layout view of the designed transformer with switched coupled
inductor.
in Fig.11. Moreover, thanks to this layout, it is now possible
to access directly the gate and drain of the transistor in higher
metal, limiting the losses due to interconnections to the tank.
The source node is accessed at both sides, minimizing the
critical gain reduction due to the connection to this net and
simplifying the routing to C2 and LC shown in Fig.1. In this
design, the trasistors are oversized to 40 µm/28 nm to account
for possible model inaccuracy.
Another key aspect of any mm-Wave LC oscillator is the
design and layout of the tank. Fig.12 shows the 3-D view of the
layout of the proposed gate-to-drain transformer. A relatively
high value of the magnetic coupling coefficient between the
primary and secondary windings k1 (see Fig.5) is desirable,
so that it becomes the dominant factor in the expressions
of equivalent magnetic coupling kGD in ON and OFF state
(17), (20). Since the value of the required self-inductances
is relatively low, to maximize the magnetic coupling LG and
LD are realized as an overlay transformer in metal 9 and 8
respectively (see Fig.12), with a metal width of 4 µm and an
outer diameter of 37.8 µm.
The switched coupled inductor LSW in Fig.5 is realized
with an inner coil and an outer coil in both metal 8 and 9
with 2 µm width, connected together in metal 7. The inner
and outer spacing of LSW from the primary and secondary
windings (i.e. LG and LD) are 2.9 µm and 3.5 µm respectively
(as shown in Fig.12). As discussed in Section II-C the value
of RON and COFF of the switch MSW proves critical. Since
at mm-Wave the inductor Q-factor is relatively high, the value
Fig. 13. Simulated characteristics of the gate-to-drain transformer with
switched coupled inductor when MSW is ON (solid grey line) and OFF
(dashed black line) against frequency. (a) Equivalent magnetic coupling kGD .
(b) Self-inductance of the primary and secondary winding (LG and LD). (c)
Quality factor of the primary and secondary winding (QG and QD).
of RON will dominate the losses of the transformer in the
ON state, as predicted from (15). MSW is therefore designed
large, with a W/L of (39x3) µm/28 nm. To further optimize the
switch Figure of Merit (FOMSW = RONCOFF ), the source
and drain connections of MSW are layouted with a tapered via
stack to minimize COFF . Fig.13 shows the proposed gate-to-
drain transformer with switched coupled inductor simulated
parameters when the switch is in ON and OFF state. From
electromagnetic simulation the equivalent magnetic coupling
coefficient (Fig.13(a)), self-inductances (Fig.13(b)) and quality
factors (Fig.13(c)) of primary and secondary windings of the
transformer when MSW is OFF (ON) are kGD=0.59 (0.5),
LG=100 pH (82 pH), LD=92 pH (75 pH), QG=8 (6), QD=13
(9) at 73.5 GHz (83.5 GHz). It is worth to mention that,
as clear from the discussion about circuit-noise to phase-
noise conversion in Section II-D and shown in Fig.13(c), the
winding with the higher quality factor is reserved to LD.
8Fig. 14. Block diagram of the realized test chip.
Fig. 15. Die micrograph of the realized test chip (core dimensions: 120 µm
x 262 µm).
To compensate for the degradation of the tank Q in the
higher band (i.e. when MSW is in ON state), in this work
the value of the degeneration capacitance C2 is designed
for optimal phase noise in this mode of operation, aiming
at an uniform noise FOM over the whole tuning range. To
further tune the oscillator continuously within the two bands,
2 binary-weighted digitally controlled MOM capacitors and
an accumulation-mode MOS (A-MOS) varactor are added to
the tank.
To minimize the flicker noise to phase noise up-conversion,
a voltage-biased topology is adopted in this design. Removing
the current control is a critical choice, common to several
state-of-the-art low-noise mm-Wave LC oscillators (such as
[13], [22], [27], [32]). In fact, the lack of ideal current sources
is exacerbated at high frequencies by the larger effect of the
parasitic capacitance to the substrate.
Fig.14 shows the block diagram of the realized chip. For
measurement purpose, two buffers and an I/Q double-balanced
mixer are also implemented on-chip. The buffers are realized
with pseudo-differential neutralized common source ampli-
fiers, providing high input-output isolation, driving the 50 Ω
measurement equipment directly at mm-Wave and controlling
the on-chip mixer. The latter is based on a Gilbert cell,
allowing the downconversion of the high frequency on-chip
quadrature signals to an intermediate frequency, instrumental
to measure I/Q amplitude and phase imbalance.
Fig. 16. Measured phase noise from a 72.7 GHz carrier (a) and from a 88.2
GHz carrier (b).
Fig. 17. Measured and simulated phase noise (a) and noise FOM (b) at
10MHz offset from the carrier against frequency.
IV. MEASUREMENT RESULTS
Fig.15 shows the die micrograph of the quadrature VCO
prototype fabricated in 28 nm bulk CMOS technology with no
RF thick metal option. It occupies an active area of only 0.031
mm2. All the measurements are performed on a high frequency
probe station. The mm-Wave output of the QVCO after the
buffer and the external LO input of the double balanced I/Q
mixer (see Fig.14) are directly accessed by GSG probes, while
the dc and IF signal pads are wire-bonded to a printed circuit
board (PCB). The quadrature VCO consumes 35.6 mW from
a 0.7 V supply. The oscillation frequency is tunable from 71.4
GHz to 76.1 GHz when MSW is OFF and from 85.6 GHz
to 90.7 GHz when MSW is ON, corresponding to 9.8 GHz
9TABLE I
COMPARISON WITH STATE-OF-THE-ART INTEGRATED QUADRATURE FREQUENCY GENERATION CIRCUITS IN THE 70/100 GHZ BAND
Topology Frequency TR Power PN@10 MHz FOM FOMA Phase Area Technology
(GHz) (GHz) (mW) (dBc/Hz) (dBc/Hz) (dBc/Hz) Error (mm2)
[6] VCO + RC PPF 70-89 19 310.2 -107/-114(1) 159/168.1 168.7/177.8 <8.5◦ 0.107(2) 0.35 µm SiGe
[7] ILFM3 70.5-85.5 15 47.3 -111.7/-115.8(1) 173.5/176.3 178.9/181.7 <2◦ 0.291(2) 65 nm CMOS
[33] QVCO 90-94 4 43.2 -110.5(1) 173.5 n.a. n.a. n.a. 65 nm CMOS
This QVCO 71.4-76.1 9.8 35.6 -114.2/-117.7 176.3/179.4 191.4/194.5 <1.5◦ 0.031 28 nm CMOS
work 85.6-90.7 -107/-110 170.2/173.4 185.3/188.5 <3.5◦
(1)Estimated from the reported PN @1 MHz offset. (2)Graphically estimated. timatematematematematematematematetematetematetematetematetematetematemated
of total tuning range. By varying the A-MOS varactor voltage
from 0 V to 1.2 V and acting on the 2 binary-weighted digitally
controlled MOM capacitors, the oscillator realizes continuous
tuning within the two bands.
Fig.16(a) and Fig.16(b) show the measured phase noise
from a 72.7 GHz and 88.2 GHz carrier respectively. The
signal is measured at the output of the buffer directly at
mm-Wave and downconverted with an external mixer. The
prototype achieves a measured phase noise at 1 MHz and
10 MHz offset of -93.5 dBc/Hz and -117.7 dBc/Hz from a
72.7 GHz carrier and -86.2 dBc/Hz and -110 dBc/Hz from a
88.2 GHz carrier. The measured 1/f3 corner is ∼2 MHz. The
same measurements are repeated over the tuning range are
summarized and compared against simulations in Fig.17(a)
at 10 MHz offset, showing that the measured phase noise
ranges from -114.2 dBc/Hz to -117.7 dBc/Hz in the lower
band and from -107 dBc/Hz to -110 dBc/Hz in the higher
one. The resulting measured noise figure of merit ranges from
176.3 dBc/Hz to 179.4 dBc/Hz and from 170.2 dBc/Hz to
173.4 dBc/Hz in the higher and lower band respectively, as
reported in Fig.17(b) together with the expected results. No
RF transistor model was available during the design phase,
resulting in an inaccurate estimation of the ON resistance of
MSW , much larger than the other transistors by design as
explained in Section III. The measured oscillation frequency
in the higher band shows therefore a shift of about 4.6 GHz
toward higher frequencies, giving rise to a deviation from
the optimal design point and a degradation of phase noise
performance in this band.
To measure the quadrature amplitude and phase imbalance,
an external mm-Wave signal is applied to the on-chip I/Q
mixer driven by the QVCO. The resulting downconverted
IF outputs are then measured with a sampling oscilloscope
and shown in Fig.18. Measurements repeated over the whole
tuning range prove a phase error less than 1.5◦ in the lower
band and less than 3.5◦ in the higher one. The amplitude
error stays always below 1 dB in both bands. Noteworthy,
in a practical system relatively simple on-chip calibration
techniques may be adopted to compensate for such a limited
phase error, allowing high order modulation schemes as 64-
QAM [4].
Fig. 18. Measured phase and amplitude imbalance of the I/Q signals
downconverted to 260 MHz.
Table I summarizes and compares the measured perfor-
mance of the quadrature VCO prototype to state-of-the-art
integrated quadrature frequency generation circuits in the 70
GHz to 100 GHz band. Benefited by the presented design
techniques, this work achieves the lowerst power consumption
while occupying the smaller silicon area, and showing a better
or comparable phase noise that varies less than 3.5 dB within
each band. To compare different designs, we adopt two noise
figure of merits defined as [11], [34]
FOM = 10log10
( fo
∆f
)2
1
PN(∆f)PDC
 (24)
FOMA = 10log10
( fo
∆f
)2
1
PN(∆f)PDCArea
 (25)
where fo is the oscillation frequency, ∆f is the frequency
offset from the carrier, PDC is the dc power consumption
expressed in mW and Area is expressed in mm2.
When such quadrature generation circuits are employed
in direct conversion transceivers, the LO feedthrough and
PA pulling may become serious issues [4], [35]–[37]. It is
therefore desirable to keep the number of on-chip inductors
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as small as possible and, in mm-Wave CMOS design, area
serves as straightforward measure of this. Among the excellent
designs in Table I, this work stands out for the lowest reported
silicon area, without trading in power consumption or phase
noise performance, leading to a measured FOMA between 3.6
dB and 12.8 dB higher than the best previously reported one.
V. CONCLUSION
A fundamental E-Band quadrature VCO based on gate-
to-drain transformers to realize accurate quadrature phases
and switched coupled inductors for tuning extension has been
presented and analyzed. An in depth discussion of the phase
noise mechanism, adopted tuning extension technique and
phase error under tank mismatch has been reported, leading to
optimal design for minimum phase noise and minimum phase
error at the same time. Layout and implementation details
relevant for mm-Wave oscillators implemented in deep-scaled
CMOS technology have been addressed. The QVCO prototype
is tunable from 71.4 GHz to 76.1 GHz in the lower band and
from 85.6 GHz to 90.7 GHz in the higher one, and shows low
measured phase noise performance without trading in silicon
area. The resulting FOMA across the tuning range advances
the state-of-the-art between by 3.6 dB and 12.8 dB.
APPENDIX
Assuming differential quadrature operation, the equivalent
ac large signal model of the circuit schematic in Fig.1 can
be redrawn as in Fig.19, where the ground reference is
instrumentally shifted. Following the dissertation presented
by Bevilacqua and Andreani in [38], in steady state is now
possible to replace the transconductor with its describing
function approximation [18]. The resulting circuit is shown in
Fig.20. By applying the Norton’s theorem the current source
Iω0 can be substituted with an equivalent current source βIω0
in parallel with Cm as in Fig.4, given
β =
(sC1 − jY12 + Y22)C2 + C1Y22
(sC1 + 2Y22)C2 + C1Y22
(A.1)
Since β is in general a complex number (i.e. the current
flowing through the transistor Iω0 and βIω0 are not in phase)
and the transistor does enter the triode region as discussed in
Session II-D, the general result on phase noise stated in [39]
and [25] does not apply. Therefore, in this work this simplified
model is only used to get insight into the quadrature operation
of the circuit and obtain an approximated expression of the
oscillation frequency.
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Fig. 19. Single ended AC large signal equivalent half circuit of the oscillator
with an instrumental shift of the reference ground plane.
Fig. 20. Rearrangement of the circuit in Fig.19 where the transconductor is
replaced with its describing function approximation.
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